

N-CHANNEL 500V - 0.045Ω - 70A ISOTOP Zener-Protected MDmesh[™]Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	ID
STE70NM50	500V	< 0.05Ω	70 A


- TYPICAL $R_{DS}(on) = 0.045\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- IMPROVED ESD CAPABILITY
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL
- INDUSTRY'S LOWEST ON-RESISTANCE


DESCRIPTION


The MDmesh[™] is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH[™] horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

APPLICATIONS

The MDmesh[™] family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.







Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	500	V
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	500	V
V _{GS}	Gate- source Voltage	±30	V
ID	Drain Current (continuous) at $T_C = 25^{\circ}C$	70	А
ID	Drain Current (continuous) at T _C = 100°C	44	Α
I _{DM} (•)	Drain Current (pulsed)	280	Α
Ртот	Total Dissipation at $T_C = 25^{\circ}C$	600	W
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=15KΩ)	6	KV
	Derating Factor	5	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
T _{stg}	Storage Temperature	-65 to 150	°C
Тj	Max. Operating Junction Temperature	150	°C
Pulse width lin eptember 20	nited by safe operating area	(1)I _{SD} ≤60A, di/dt ≤400A/µs, V _{DD} ≤ V _{(BR)DSS} , $T_j \le T_{JMAX}$	1/8

ABSOLUTE MAXIMUM RATINGS

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.2	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	30	°C/W
ΤI	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	30	A
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 35 \text{ V}$)	1.4	J

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	500			V
I _{DSS}	Zero Gate Voltage	V _{DS} = Max Rating			10	μA
	Drain Current (V _{GS} = 0)	V_{DS} = Max Rating, T_{C} = 125 °C			100	μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			± 10	μA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 30A		0.045	0.05	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max,}$ $I_D = 30A$		35		S
C _{iss}	Input Capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		7500		pF
Coss	Output Capacitance			980		pF
C _{rss}	Reverse Transfer Capacitance			200		pF
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.5		Ω

Note: 1. Pulsed: Pulse duration = 300 μ s, duty cycle 1.5 %.



ELECTRICAL CHARACTERISTICS (CONTINUED)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 250V, I _D = 30A		51		ns
tr	Rise Time	$R_G = 4.7\Omega V_{GS} = 10V$ (see test circuit, Figure 3)		58		ns
Qg	Total Gate Charge	$V_{DD} = 400V, I_D = 60A,$		190	266	nC
Qgs	Gate-Source Charge	$V_{GS} = 10V$		53		nC
Q _{gd}	Gate-Drain Charge			97		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{r(Voff)}	Off-voltage Rise Time	$V_{DD} = 400V, I_D = 60A,$		51		ns
t _f	Fall Time	$R_G = 4.7\Omega$, $V_{GS} = 10V$ (see test circuit, Figure 5)		46		ns
t _c	Cross-over Time			108		ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain Current				60	A
I _{SDM} (2)	Source-drain Current (pulsed)				240	А
V _{SD} (1)	Forward On Voltage	$I_{SD} = 60A, V_{GS} = 0$			1.5	V
t _{rr} Q _{rr} I _{rrm}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 60A, \ di/dt = 100A/\mu s, \\ V_{DD} &= 100 \ V, \ T_j = 25^\circ C \\ (see test circuit, Figure 5) \end{split}$		532 9.9 37		ns µC A
t _{rr} Q _{rr} I _{rrm}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 60A, \ \text{di/dt} = 100A/\mu\text{s}, \\ V_{DD} &= 100 \ \text{V}, \ \text{T}_{j} = 150^{\circ}\text{C} \\ (\text{see test circuit, Figure 5}) \end{split}$		636 13.4 42		ns μC Α

Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

2. Pulse width limited by safe operating area.

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	lgs=± 1mA (Open Drain)	30			V


PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the 25V Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.


****\.

3/8


Safe Operating Area




Output Characteristics




Thermal Impedance




Transfer Characteristics












Normalized Gate Threshold Voltage vs Temp.








Capacitance Variations



Normalized On Resistance vs Temperature



5/8

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit





DIM.		mm			inch	
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	11.8		12.2	0.466		0.480
В	8.9		9.1	0.350		0.358
С	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
E	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.003
G	31.5		31.7	1.240		1.248
Н	4			0.157		
J	4.1		4.3	0.161		0.169
К	14.9		15.1	0.586		0.594
L	30.1		30.3	1.185		1.193
М	37.8		38.2	1.488		1.503
Ν	4			0.157		
0	7.8		8.2	0.307		0.322

ISOTOP MECHANICAL DATA





7/8

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

